ÊÖÒÕÎĵµ

VIP1±ê¼ÇÎĵµÎªµÇ¼ºó¿ÉÏÂÔØ £¬£¬VIP2Ϊָ¶¨Óû§¿ÉÏÂÔØ¡£¡£ÈôÓÐÐèÒªÇë

  • Shark 7000 FPGAϵÁÐ
  • ËùÓÐÎĵµ
  • ͨÓÃÎĵµ
  • Seagull 1000 CPLDϵÁÐ
  • Sealion 2000 CPLDϵÁÐ
  • Sealion 2000 FPGAϵÁÐ
  • Seal 5000 FPGAϵÁÐ
  • Êý¾ÝÊÖ²á
  • ·â×°ÊÖ²á
  • Óû§Ö¸ÄÏ
  • Ó¦ÓÃÌõ¼Ç
  • ²âÊÔ±¨¸æ
  • ²úÆ·±ä»»ËµÃ÷
ÔÝÎÞÊý¾Ý
ÔÝÎÞÊý¾Ý
ÔÝÎÞÊý¾Ý
ÔÝÎÞÊý¾Ý
ÔÝÎÞÊý¾Ý
ÔÝÎÞÊý¾Ý
DS01001_Seagull 1000ϵÁÐ CPLDÊý¾ÝÊÖ²á_V1.3
2024-10-12
DS02001_Sealion 2000Êý¾ÝÊÖ²á_V2.1
2025-02-10
DS02001_Sealion 2000Êý¾ÝÊÖ²á_V2.1
2025-02-10
DS02002_SL2-25E FPGA£¨³µ¹æ¼¶£©Êý¾ÝÊÖ²á_V1.0
2024-11-01
DS05101_SA5Z-30 FPGAÊý¾ÝÊÖ²á_V1.17
2025-02-10
DS05102_SA5Z-30 FPGA£¨³µ¹æ¼¶£©Êý¾ÝÊÖ²á_V1.1
2025-01-03
DS05201_SA5Z-50 FPGAÊý¾ÝÊÖ²á_V1.10
2024-10-14
DS05301_SA5T-100 FPGAÊý¾ÝÊÖ²á_V1.15

?VIP1?

2024-12-27
PS01001_Seagull 1000ϵÁÐ CPLDÆ÷¼þ¸ÅÊö_V1.0
2024-02-01
PS01002_Seagull 1000ϵÁÐ CPLD Pinlist_V1.0
2024-09-13
PS02001_SL2E-5E CPLDÆ÷¼þ¸ÅÊö_V1.6
2024-09-30
PS02002_SL2E-7V CPLDÆ÷¼þ¸ÅÊö_V1.10
2024-09-30
PS02003_SL2-12E FPGAÆ÷¼þ¸ÅÊö_V1.9
2024-09-30
PS02004_SL2-25E FPGAÆ÷¼þ¸ÅÊö_V1.10
2024-10-09
PS02005_SL2S-12E FPGAÆ÷¼þ¸ÅÊö_V1.8
2024-12-06
PS02006_SL2S-25E FPGAÆ÷¼þ¸ÅÊö_V1.7
2024-10-09
PS02007_SL2D-25E FPGAÆ÷¼þ¸ÅÊö_V1.8
2024-10-09
PS02008_SL2E-2V CPLDÆ÷¼þ¸ÅÊö_V1.3
2025-01-16
PS02009_SL2E-4V CPLDÆ÷¼þ¸ÅÊö_V1.1
2024-09-30
PS02011_SL2S-22E FPGAÆ÷¼þ¸ÅÊö_V1.2
2025-02-05
PS02012_SL2E-2V CPLD Pinlist_V1.4
2025-01-15
PS02013_SL2E-4V CPLD Pinlist_V1.3
2024-12-31
PS02014_SL2E-5E CPLD Pinlist_V1.3
2024-12-31
PS02015_SL2E-7V CPLD Pinlist_V1.3
2024-12-31
PS02016_SL2-12E FPGA Pinlist_V1.1
2024-09-30
PS02017_SL2S-12E FPGA Pinlist_V1.2
2024-12-02
PS02018_SL2-25E FPGA Pinlist_V1.2
2024-09-30
PS02019_SL2S-25E FPGA Pinlist_V1.2
2024-09-30
PS02020_SL2D-25E FPGA Pinlist_V1.2
2024-09-30
PS02021_SL2-22E FPGA Pinlist_V1.0
2025-02-05
PS02022_SL2S-22E FPGA Pinlist_V1.1
2024-12-31
PS05101_SA5Z-30 FPGAÆ÷¼þ¸ÅÊö_V1.19
2025-01-16
PS05102_SA5Z-30 FPGA Pinlist_V1.3
2024-10-14
PS05201_SA5Z-50 FPGAÆ÷¼þ¸ÅÊö_V1.6
2024-10-09
PS05202_SA5Z-50 FPGA Pinlist_V1.2
2024-08-15
PS05301_SA5T-100 FPGAÆ÷¼þ¸ÅÊö_V1.10

?VIP1?

2024-12-02
PS05302_SA5T-100 FPGA Pinlist_V1.3

?VIP1?

2024-12-02
PS05402_SA5T-200 FPGA Pinlist_V1.1

?VIP1?

2025-02-11
PS05501_SA5T-366 FPGAÆ÷¼þ¸ÅÊö_V1.0

?VIP1?

2024-08-15
PS05502_SA5T-366 FPGA Pinlist_V1.1

?VIP1?

2024-08-15
UG00001_ÏÂÔØÆ÷Óû§Ö¸ÄÏ_V2.1
2024-11-13
UG00101_3200ÍþÄá˹vip²úÆ·Ðû´«²á_V2.3

?VIP2?

2025-02-05
UG00102_3200ÍþÄá˹vip²úÆ·ÊÖ²á_V2.2£¨±êÇå°æ£©

?VIP2?

2024-11-18
UG00103_3200ÍþÄá˹vip¿Í»§ÎĵµÃüÃû˵Ã÷_V1.0
2024-11-15
UG00104_3200ÍþÄá˹vipBoundary ScanÓû§Ö¸ÄÏ_¸½¼þ_V1.0

?VIP2?

2024-09-02
UG00104_3200ÍþÄá˹vipBoundary ScanÓû§Ö¸ÄÏ_V1.0

?VIP2?

2024-09-02
UG00201_3200ÍþÄá˹vipFPGAоƬÉè¼Æ½¨Òé_V1.0

?VIP2?

2024-06-28
UG00202_µü´úʽʱÐòÓÅ»¯¾ç±¾LooptdoÓû§Ö¸ÄÏ_V1.0
2024-09-10
UG00901_3200ÍþÄá˹vipÆ÷¼þÐͺżæÈÝ»ã×Ü˵Ã÷_±ÈÕÕÆÊÎö_V1.4

?VIP2?

2024-12-11
UG00901_3200ÍþÄá˹vipÆ÷¼þÐͺżæÈÝ»ã×Ü˵Ã÷_V1.4

?VIP2?

2024-12-11
UG02001_SL2E-5E CPLDÉèÖÃÓû§Ö¸ÄÏ_V1.0
2024-02-28
UG02002_SL2E-7V CPLDÉèÖÃÓû§Ö¸ÄÏ_V1.2
2024-10-12
UG02003_SL2-12E FPGAÉèÖÃÓû§Ö¸ÄÏ_V1.2
2024-08-09
UG02004_SL2-25E FPGAÉèÖÃÓû§Ö¸ÄÏ_V1.1
2024-02-01
UG02005_SL2E-2V CPLDÉèÖÃÓû§Ö¸ÄÏ_V1.2
2024-11-29
UG02006_SL2E-4V CPLDÉèÖÃÓû§Ö¸ÄÏ_V1.0
2024-07-25
UG02008_Sealion 2000 FPGA Family LibraryÓû§Ö¸ÄÏ_V1.2

?VIP1?

2024-10-09
UG02009_SL2E-7V SSPIÉèÖÃÓû§Ö¸ÄÏ_V1.0
2024-09-10
UG02010_Sealion 2000 Ô­ÀíͼºÍ·â×°¿â_V1.3
2025-02-10
UG02010_Sealion 2000 Ô­ÀíͼºÍ·â×°¿â_V1.3
2025-02-10
UG02011_Sealion 2000 DSPÓû§Ö¸ÄÏ_V1.0
2024-11-19
UG02011_Sealion 2000 DSPÓû§Ö¸ÄÏ_V1.0
2024-11-19
UG05001_Seal 5000 FPGA Family LibraryÓû§Ö¸ÄÏ_V1.3

?VIP1?

2024-11-01
UG05002_Seal 5000 FPGA DSPÓû§Ö¸ÄÏ_V2.1

?VIP1?

2024-12-27
UG05003_Seal 5000 FPGA¸ßËÙ½Ó¿ÚÓû§Ö¸ÄÏ_V1.1
2024-02-01
UG05007_Seal 5000 FPGAÔ­ÀíͼºÍ·â×°¿â_V1.3
2025-02-10
UG05101_SA5Z-30 FPGAÉèÖÃÓû§Ö¸ÄÏ_V2.2
2025-02-05
UG05102_SA5Z-30 FPGA DDR2¿ØÖÆÆ÷Óû§Ö¸ÄÏ_V1.2
2024-09-25
UG05103_SA5Z-30 FPGAǶÈëʽ´æ´¢Æ÷Óû§Ö¸ÄÏ_V1.0
2024-02-01
UG05104_SA5Z-30 FPGAʱÖÓ×ÊÔ´Óû§Ö¸ÄÏ_V1.4
2024-12-02
UG05105_SA5Z-30 Cortex-M3 Block User Guide_V1.1
2024-04-10
UG05106_SA5Z-30 ǶÈëʽARM¿âº¯ÊýÓû§Ö¸ÄÏ_V2.0

?VIP1?

2024-06-28
UG05107_SA5Z-30ǶÈëʽARM²Î¿¼Àý³Ì_V2.0

?VIP1?

2024-06-28
UG05107_SA5Z-30 ǶÈëʽARM²Î¿¼Àý³ÌÓû§Ö¸ÄÏ_V2.0

?VIP1?

2024-06-28
UG05201_SA5Z-50 FPGAÉèÖÃÓû§Ö¸ÄÏ_v1.1
2024-07-31
UG05202_SA5Z-50 FPGA DDR¿ØÖÆÆ÷Óû§Ö¸ÄÏ_V1.0
2024-08-05
UG05203_SA5Z-50 FPGAǶÈëʽ´æ´¢Æ÷Óû§Ö¸ÄÏ_V1.0
2024-02-01
UG05204_SA5Z-50 FPGAʱÖÓ×ÊÔ´Óû§Ö¸ÄÏ_V1.2
2024-11-15
UG05205_SA5Z-50 ARM STAR User Guide_V1.0
2024-05-28
UG05206_SA5Z-50 ǶÈëʽARM¿âº¯ÊýÓû§Ö¸ÄÏ_V1.1

?VIP1?

2024-12-17
UG05207_SA5Z-50 ǶÈëʽARM²Î¿¼Àý³Ì_V1.2

?VIP1?

2024-12-17
UG05207_SA5Z-50 ǶÈëʽARM²Î¿¼Àý³ÌÓû§Ö¸ÄÏ_V1.0

?VIP1?

2024-08-05
UG05301_SA5T-100 FPGAÉèÖÃÓû§Ö¸ÄÏ_V1.2

?VIP1?

2024-07-31
UG05303_SA5T-100 FPGAǶÈëʽ´æ´¢Æ÷Óû§Ö¸ÄÏ_V1.0

?VIP1?

2024-02-01
UG05304_SA5T-100 FPGAʱÖÓ×ÊÔ´Óû§Ö¸ÄÏ_V1.2

?VIP1?

2024-11-15
UG05305_SA5T-100 FPGA¸ßËÙ´®ÐнӿÚÓû§Ö¸ÄÏ_V1.2

?VIP1?

2024-08-21
UG05501_SA5T-366 FPGAÉèÖÃÖ¸ÄÏ_V1.0

?VIP1?

2024-03-16
UG05506_SA5T-366 FPGA?PCIEÓ²ºËÓû§Ö¸ÄÏ_V1.0

?VIP1?

2024-09-09
AN00022_3200ÍþÄá˹vipDDRC IPÓ¦ÓÃÖ¸ÄÏ_¸½¼þ_V1.0

?VIP2?

2025-01-16
AN00022_3200ÍþÄá˹vipDDRC IPÓ¦ÓÃÖ¸ÄÏ_V1.0

?VIP2?

2024-12-20
AN02002_Sealion 2000 CPLD I2C Hitless Update ʹÓÃ˵Ã÷_V1.1

?VIP1?

2024-12-27
AN02002_Sealion 2000 CPLD I2C Hitless Update ʹÓÃ˵Ã÷_¸½¼þ_V1.0

?VIP1?

2024-12-27
AN02004_Sealion 2000 FPGA PLL¶¯Ì¬µ÷ƵӦÓÃÖ¸µ¼_¸½¼þ_V1.0

?VIP2?

2024-10-22
AN02004_Sealion 2000 FPGA PLL¶¯Ì¬µ÷ƵӦÓÃÖ¸µ¼_V1.0
2024-10-22
AN05001_Seal 5000 FPGA PLL¶¯Ì¬µ÷ƵӦÓÃÖ¸µ¼_¸½¼þ_V1.0

?VIP2?

2024-09-27
AN05001_Seal 5000 FPGA PLL¶¯Ì¬µ÷ƵӦÓÃÖ¸µ¼_V1.0
2024-09-27
AN05002_DFI PHYÓ¦ÓÃÖ¸ÄÏ_V1.0

?VIP2?

2025-01-06
AN05102_SA5Z-30 FPGAÓ²¼þÉè¼ÆÓ¦ÓÃÖ¸µ¼_V1.6

?VIP2?

2025-02-10
AN05201_SA5Z-50-D0-7F484 PCB¼æÈÝ˵Ã÷_V1.0

?VIP2?

2024-08-02
AN05202_SA5Z-50-D0-7U324 PCB¼æÈÝ˵Ã÷_V1.1

?VIP2?

2024-02-01
AN05204_SA5Z-50 FPGAÓ²¼þÉè¼ÆÓ¦ÓÃÖ¸µ¼_V1.0

?VIP2?

2025-02-11
AN05301_SA5T-100-D0-8F676 PCB¼æÈÝ˵Ã÷_V1.4

?VIP2?

2024-08-02
AN05302_SA5T-100 FPGAÓ²¼þÉè¼ÆÓ¦ÓÃÖ¸µ¼_V1.0

?VIP2?

2025-02-12
AN05304_SA5T-100¿ª·¢°å²Î¿¼Àý³Ì˵Ã÷-¹âÏËÊÓƵͼÏñ´«ÊäDEMO_V1.0

?VIP1?

2024-02-01
AN05306_SA5T-100 FPGA F676ÓëFA676·â×°²î±ð˵Ã÷_V1.1
2024-11-05
RPT02001_Sealion 2000 FPGAµä·¶¹¦ºÄ²âÊÔ±¨¸æ_V1.0

?VIP2?

2024-09-12
RPT05001_Seal 5000 FPGAµä·¶¹¦ºÄ²âÊÔ±¨¸æ_V1.1

?VIP2?

2024-08-30
RPT05301_SA5T-100-D0-8F676?SerdesÌØÕ÷²âÊÔ±¨¸æ_V1.1

?VIP2?

2024-02-01
RPT05303_SA5T-100-D0-8F676 µä·¶¹¦ºÄ²âÊÔ±¨¸æ_V1.1

?VIP2?

2024-10-25
PCN02001_Sealion 2000 Æ÷¼þÇéÐÎÆ·¼¶Ë¿Ó¡±êʶÐÞ¸Ä˵Ã÷_V1.0

?VIP2?

2024-02-01
PCN02001_Sealion 2000 Æ÷¼þÇéÐÎÆ·¼¶Ë¿Ó¡±êʶÐÞ¸Ä˵Ã÷_V1.0

?VIP2?

2024-02-01
*IP&Demo²Î¿¼Éè¼ÆÎĵµ²»ÔÚÊÖÒÕÎĵµÀ¸Ä¿ÖÐ

?£¡?

2024-10-22
*¿ª·¢°åÓëÌ×¼þÎĵµ²»ÔÚÊÖÒÕÎĵµÀ¸Ä¿ÖÐ

?£¡?

2024-10-22
UG00001_ÏÂÔØÆ÷Óû§Ö¸ÄÏ_V2.1
2024-11-13
UG00101_3200ÍþÄá˹vip²úÆ·Ðû´«²á_V2.3

?VIP2?

2025-02-05
UG00102_3200ÍþÄá˹vip²úÆ·ÊÖ²á_V2.2£¨±êÇå°æ£©

?VIP2?

2024-11-18
UG00103_3200ÍþÄá˹vip¿Í»§ÎĵµÃüÃû˵Ã÷_V1.0
2024-11-15
UG00104_3200ÍþÄá˹vipBoundary ScanÓû§Ö¸ÄÏ_¸½¼þ_V1.0

?VIP2?

2024-09-02
UG00104_3200ÍþÄá˹vipBoundary ScanÓû§Ö¸ÄÏ_V1.0

?VIP2?

2024-09-02
UG00201_3200ÍþÄá˹vipFPGAоƬÉè¼Æ½¨Òé_V1.0

?VIP2?

2024-06-28
UG00202_µü´úʽʱÐòÓÅ»¯¾ç±¾LooptdoÓû§Ö¸ÄÏ_V1.0
2024-09-10
UG00901_3200ÍþÄá˹vipÆ÷¼þÐͺżæÈÝ»ã×Ü˵Ã÷_±ÈÕÕÆÊÎö_V1.4

?VIP2?

2024-12-11
UG00901_3200ÍþÄá˹vipÆ÷¼þÐͺżæÈÝ»ã×Ü˵Ã÷_V1.4

?VIP2?

2024-12-11
AN00022_3200ÍþÄá˹vipDDRC IPÓ¦ÓÃÖ¸ÄÏ_¸½¼þ_V1.0

?VIP2?

2025-01-16
AN00022_3200ÍþÄá˹vipDDRC IPÓ¦ÓÃÖ¸ÄÏ_V1.0

?VIP2?

2024-12-20
*IP&Demo²Î¿¼Éè¼ÆÎĵµ²»ÔÚÊÖÒÕÎĵµÀ¸Ä¿ÖÐ

?£¡?

2024-10-22
*¿ª·¢°åÓëÌ×¼þÎĵµ²»ÔÚÊÖÒÕÎĵµÀ¸Ä¿ÖÐ

?£¡?

2024-10-22
  • Êý¾ÝÊÖ²á
  • ·â×°ÊÖ²á
  • Óû§Ö¸ÄÏ
  • Ó¦ÓÃÌõ¼Ç
  • ²âÊÔ±¨¸æ
  • ²úÆ·±ä»»ËµÃ÷
DS01001_Seagull 1000ϵÁÐ CPLDÊý¾ÝÊÖ²á_V1.3
2024-10-12
PS01001_Seagull 1000ϵÁÐ CPLDÆ÷¼þ¸ÅÊö_V1.0
2024-02-01
PS01002_Seagull 1000ϵÁÐ CPLD Pinlist_V1.0
2024-09-13
ÔÝÎÞÊý¾Ý
ÔÝÎÞÊý¾Ý
ÔÝÎÞÊý¾Ý
ÔÝÎÞÊý¾Ý
  • Êý¾ÝÊÖ²á
  • ·â×°ÊÖ²á
  • Óû§Ö¸ÄÏ
  • Ó¦ÓÃÌõ¼Ç
  • ²âÊÔ±¨¸æ
  • ²úÆ·±ä»»ËµÃ÷
DS02001_Sealion 2000Êý¾ÝÊÖ²á_V2.1
2025-02-10
PS02001_SL2E-5E CPLDÆ÷¼þ¸ÅÊö_V1.6
2024-09-30
PS02002_SL2E-7V CPLDÆ÷¼þ¸ÅÊö_V1.10
2024-09-30
PS02008_SL2E-2V CPLDÆ÷¼þ¸ÅÊö_V1.3
2025-01-16
PS02009_SL2E-4V CPLDÆ÷¼þ¸ÅÊö_V1.1
2024-09-30
PS02012_SL2E-2V CPLD Pinlist_V1.4
2025-01-15
PS02013_SL2E-4V CPLD Pinlist_V1.3
2024-12-31
PS02014_SL2E-5E CPLD Pinlist_V1.3
2024-12-31
PS02015_SL2E-7V CPLD Pinlist_V1.3
2024-12-31
UG02001_SL2E-5E CPLDÉèÖÃÓû§Ö¸ÄÏ_V1.0
2024-02-28
UG02002_SL2E-7V CPLDÉèÖÃÓû§Ö¸ÄÏ_V1.2
2024-10-12
UG02005_SL2E-2V CPLDÉèÖÃÓû§Ö¸ÄÏ_V1.2
2024-11-29
UG02006_SL2E-4V CPLDÉèÖÃÓû§Ö¸ÄÏ_V1.0
2024-07-25
UG02009_SL2E-7V SSPIÉèÖÃÓû§Ö¸ÄÏ_V1.0
2024-09-10
UG02010_Sealion 2000 Ô­ÀíͼºÍ·â×°¿â_V1.3
2025-02-10
UG02011_Sealion 2000 DSPÓû§Ö¸ÄÏ_V1.0
2024-11-19
AN02002_Sealion 2000 CPLD I2C Hitless Update ʹÓÃ˵Ã÷_V1.1

?VIP1?

2024-12-27
AN02002_Sealion 2000 CPLD I2C Hitless Update ʹÓÃ˵Ã÷_¸½¼þ_V1.0

?VIP1?

2024-12-27
ÔÝÎÞÊý¾Ý
PCN02001_Sealion 2000 Æ÷¼þÇéÐÎÆ·¼¶Ë¿Ó¡±êʶÐÞ¸Ä˵Ã÷_V1.0

?VIP2?

2024-02-01
  • Êý¾ÝÊÖ²á
  • ·â×°ÊÖ²á
  • Óû§Ö¸ÄÏ
  • Ó¦ÓÃÌõ¼Ç
  • ²âÊÔ±¨¸æ
  • ²úÆ·±ä»»ËµÃ÷
DS02001_Sealion 2000Êý¾ÝÊÖ²á_V2.1
2025-02-10
DS02002_SL2-25E FPGA£¨³µ¹æ¼¶£©Êý¾ÝÊÖ²á_V1.0
2024-11-01
PS02003_SL2-12E FPGAÆ÷¼þ¸ÅÊö_V1.9
2024-09-30
PS02004_SL2-25E FPGAÆ÷¼þ¸ÅÊö_V1.10
2024-10-09
PS02005_SL2S-12E FPGAÆ÷¼þ¸ÅÊö_V1.8
2024-12-06
PS02006_SL2S-25E FPGAÆ÷¼þ¸ÅÊö_V1.7
2024-10-09
PS02007_SL2D-25E FPGAÆ÷¼þ¸ÅÊö_V1.8
2024-10-09
PS02011_SL2S-22E FPGAÆ÷¼þ¸ÅÊö_V1.2
2025-02-05
PS02016_SL2-12E FPGA Pinlist_V1.1
2024-09-30
PS02017_SL2S-12E FPGA Pinlist_V1.2
2024-12-02
PS02018_SL2-25E FPGA Pinlist_V1.2
2024-09-30
PS02019_SL2S-25E FPGA Pinlist_V1.2
2024-09-30
PS02020_SL2D-25E FPGA Pinlist_V1.2
2024-09-30
PS02021_SL2-22E FPGA Pinlist_V1.0
2025-02-05
PS02022_SL2S-22E FPGA Pinlist_V1.1
2024-12-31
UG02003_SL2-12E FPGAÉèÖÃÓû§Ö¸ÄÏ_V1.2
2024-08-09
UG02004_SL2-25E FPGAÉèÖÃÓû§Ö¸ÄÏ_V1.1
2024-02-01
UG02008_Sealion 2000 FPGA Family LibraryÓû§Ö¸ÄÏ_V1.2

?VIP1?

2024-10-09
UG02010_Sealion 2000 Ô­ÀíͼºÍ·â×°¿â_V1.3
2025-02-10
UG02011_Sealion 2000 DSPÓû§Ö¸ÄÏ_V1.0
2024-11-19
AN02004_Sealion 2000 FPGA PLL¶¯Ì¬µ÷ƵӦÓÃÖ¸µ¼_¸½¼þ_V1.0

?VIP2?

2024-10-22
AN02004_Sealion 2000 FPGA PLL¶¯Ì¬µ÷ƵӦÓÃÖ¸µ¼_V1.0
2024-10-22
RPT02001_Sealion 2000 FPGAµä·¶¹¦ºÄ²âÊÔ±¨¸æ_V1.0

?VIP2?

2024-09-12
DS02001_Sealion 2000Êý¾ÝÊÖ²á_V2.1
2025-02-10
DS02002_SL2-25E FPGA£¨³µ¹æ¼¶£©Êý¾ÝÊÖ²á_V1.0
2024-11-01
PCN02001_Sealion 2000 Æ÷¼þÇéÐÎÆ·¼¶Ë¿Ó¡±êʶÐÞ¸Ä˵Ã÷_V1.0

?VIP2?

2024-02-01
  • Êý¾ÝÊÖ²á
  • ·â×°ÊÖ²á
  • Óû§Ö¸ÄÏ
  • Ó¦ÓÃÌõ¼Ç
  • ²âÊÔ±¨¸æ
  • ²úÆ·±ä»»ËµÃ÷
DS05101_SA5Z-30 FPGAÊý¾ÝÊÖ²á_V1.17
2025-02-10
DS05102_SA5Z-30 FPGA£¨³µ¹æ¼¶£©Êý¾ÝÊÖ²á_V1.1
2025-01-03
DS05201_SA5Z-50 FPGAÊý¾ÝÊÖ²á_V1.10
2024-10-14
DS05301_SA5T-100 FPGAÊý¾ÝÊÖ²á_V1.15

?VIP1?

2024-12-27
PS05101_SA5Z-30 FPGAÆ÷¼þ¸ÅÊö_V1.19
2025-01-16
PS05102_SA5Z-30 FPGA Pinlist_V1.3
2024-10-14
PS05201_SA5Z-50 FPGAÆ÷¼þ¸ÅÊö_V1.6
2024-10-09
PS05202_SA5Z-50 FPGA Pinlist_V1.2
2024-08-15
PS05301_SA5T-100 FPGAÆ÷¼þ¸ÅÊö_V1.10

?VIP1?

2024-12-02
PS05302_SA5T-100 FPGA Pinlist_V1.3

?VIP1?

2024-12-02
PS05402_SA5T-200 FPGA Pinlist_V1.1

?VIP1?

2025-02-11
PS05501_SA5T-366 FPGAÆ÷¼þ¸ÅÊö_V1.0

?VIP1?

2024-08-15
PS05502_SA5T-366 FPGA Pinlist_V1.1

?VIP1?

2024-08-15
UG05001_Seal 5000 FPGA Family LibraryÓû§Ö¸ÄÏ_V1.3

?VIP1?

2024-11-01
UG05002_Seal 5000 FPGA DSPÓû§Ö¸ÄÏ_V2.1

?VIP1?

2024-12-27
UG05003_Seal 5000 FPGA¸ßËÙ½Ó¿ÚÓû§Ö¸ÄÏ_V1.1
2024-02-01
UG05007_Seal 5000 FPGAÔ­ÀíͼºÍ·â×°¿â_V1.3
2025-02-10
UG05101_SA5Z-30 FPGAÉèÖÃÓû§Ö¸ÄÏ_V2.2
2025-02-05
UG05102_SA5Z-30 FPGA DDR2¿ØÖÆÆ÷Óû§Ö¸ÄÏ_V1.2
2024-09-25
UG05103_SA5Z-30 FPGAǶÈëʽ´æ´¢Æ÷Óû§Ö¸ÄÏ_V1.0
2024-02-01
UG05104_SA5Z-30 FPGAʱÖÓ×ÊÔ´Óû§Ö¸ÄÏ_V1.4
2024-12-02
UG05105_SA5Z-30 Cortex-M3 Block User Guide_V1.1
2024-04-10
UG05106_SA5Z-30 ǶÈëʽARM¿âº¯ÊýÓû§Ö¸ÄÏ_V2.0

?VIP1?

2024-06-28
UG05107_SA5Z-30ǶÈëʽARM²Î¿¼Àý³Ì_V2.0

?VIP1?

2024-06-28
UG05107_SA5Z-30 ǶÈëʽARM²Î¿¼Àý³ÌÓû§Ö¸ÄÏ_V2.0

?VIP1?

2024-06-28
UG05201_SA5Z-50 FPGAÉèÖÃÓû§Ö¸ÄÏ_v1.1
2024-07-31
UG05202_SA5Z-50 FPGA DDR¿ØÖÆÆ÷Óû§Ö¸ÄÏ_V1.0
2024-08-05
UG05203_SA5Z-50 FPGAǶÈëʽ´æ´¢Æ÷Óû§Ö¸ÄÏ_V1.0
2024-02-01
UG05204_SA5Z-50 FPGAʱÖÓ×ÊÔ´Óû§Ö¸ÄÏ_V1.2
2024-11-15
UG05205_SA5Z-50 ARM STAR User Guide_V1.0
2024-05-28
UG05206_SA5Z-50 ǶÈëʽARM¿âº¯ÊýÓû§Ö¸ÄÏ_V1.1

?VIP1?

2024-12-17
UG05207_SA5Z-50 ǶÈëʽARM²Î¿¼Àý³Ì_V1.2

?VIP1?

2024-12-17
UG05207_SA5Z-50 ǶÈëʽARM²Î¿¼Àý³ÌÓû§Ö¸ÄÏ_V1.0

?VIP1?

2024-08-05
UG05301_SA5T-100 FPGAÉèÖÃÓû§Ö¸ÄÏ_V1.2

?VIP1?

2024-07-31
UG05303_SA5T-100 FPGAǶÈëʽ´æ´¢Æ÷Óû§Ö¸ÄÏ_V1.0

?VIP1?

2024-02-01
UG05304_SA5T-100 FPGAʱÖÓ×ÊÔ´Óû§Ö¸ÄÏ_V1.2

?VIP1?

2024-11-15
UG05305_SA5T-100 FPGA¸ßËÙ´®ÐнӿÚÓû§Ö¸ÄÏ_V1.2

?VIP1?

2024-08-21
UG05501_SA5T-366 FPGAÉèÖÃÖ¸ÄÏ_V1.0

?VIP1?

2024-03-16
UG05506_SA5T-366 FPGA?PCIEÓ²ºËÓû§Ö¸ÄÏ_V1.0

?VIP1?

2024-09-09
AN05001_Seal 5000 FPGA PLL¶¯Ì¬µ÷ƵӦÓÃÖ¸µ¼_¸½¼þ_V1.0

?VIP2?

2024-09-27
AN05001_Seal 5000 FPGA PLL¶¯Ì¬µ÷ƵӦÓÃÖ¸µ¼_V1.0
2024-09-27
AN05002_DFI PHYÓ¦ÓÃÖ¸ÄÏ_V1.0

?VIP2?

2025-01-06
AN05102_SA5Z-30 FPGAÓ²¼þÉè¼ÆÓ¦ÓÃÖ¸µ¼_V1.6

?VIP2?

2025-02-10
AN05201_SA5Z-50-D0-7F484 PCB¼æÈÝ˵Ã÷_V1.0

?VIP2?

2024-08-02
AN05202_SA5Z-50-D0-7U324 PCB¼æÈÝ˵Ã÷_V1.1

?VIP2?

2024-02-01
AN05204_SA5Z-50 FPGAÓ²¼þÉè¼ÆÓ¦ÓÃÖ¸µ¼_V1.0

?VIP2?

2025-02-11
AN05301_SA5T-100-D0-8F676 PCB¼æÈÝ˵Ã÷_V1.4

?VIP2?

2024-08-02
AN05302_SA5T-100 FPGAÓ²¼þÉè¼ÆÓ¦ÓÃÖ¸µ¼_V1.0

?VIP2?

2025-02-12
AN05304_SA5T-100¿ª·¢°å²Î¿¼Àý³Ì˵Ã÷-¹âÏËÊÓƵͼÏñ´«ÊäDEMO_V1.0

?VIP1?

2024-02-01
AN05306_SA5T-100 FPGA F676ÓëFA676·â×°²î±ð˵Ã÷_V1.1
2024-11-05
RPT05001_Seal 5000 FPGAµä·¶¹¦ºÄ²âÊÔ±¨¸æ_V1.1

?VIP2?

2024-08-30
RPT05301_SA5T-100-D0-8F676?SerdesÌØÕ÷²âÊÔ±¨¸æ_V1.1

?VIP2?

2024-02-01
RPT05303_SA5T-100-D0-8F676 µä·¶¹¦ºÄ²âÊÔ±¨¸æ_V1.1

?VIP2?

2024-10-25
ÔÝÎÞÊý¾Ý
Èí¼þ
HqFpga-XiST V2.14.4 (Windows 64λ°æ±¾)

HqFpga-XiST

Õýʽ°æ±¾£¨Ã¿¼¾¶È¸üÐÂÒ»´Î £¬£¬ÓÅÏÈÍƼö£©
http://211.157.136.83/hqfpga_xist/offical_releases/hq_xist_3.0.4/
ÇëÖØÉèÊý¾ÝÔ´
http://211.157.136.83/hqfpga_xist/offical_releases/hq_xist_3.0.4/hqv2/
ÇëÖØÉèÊý¾ÝÔ´

¼òÔ¼Æø¸ÅÖ÷½çÃæ

FT°æ±¾£¨Ã¿ÖܸüÐÂÒ»´Î£©
http://211.157.136.83/hqfpga_xist/under_development/
ÇëÖØÉèÊý¾ÝÔ´
Èí¼þ×°ÖÃÔËÐÐ˵Ã÷

º£÷è?HqFpga Èí¼þÎÞÐè×°Öà £¬£¬Ö±½ÓÏÂÔØ¡¢½âѹËõ²¢ÔËÐÐÖ÷½çÃæ³ÌÐò¼´¿É£º

? ?/build/xxx/hqui/hqui[.exe]

¡°xxx¡±ÎªÈçÏÂÖ®Ò»:

? ? win_x86 ? ? ? ? ? ? ?Windows 32λϵͳ

? ? win_x64 ? ? ? ? ? ? ?Windows 64λϵͳ

? ? linux26_x86_64 ?64λLinuxϵͳ ½¹µã2.6 ÒÔÉÏ


¿ª·¢°åÓëÌ×¼þ
SL2-12E FPGA¿ª·¢°å
¿ª·¢°åʵÎïͼ
SL2-12E FPGA¿ª·¢°å
ÇëÊäÈëÎı¾ÄÚÈÝ

¿ª·¢°åµÄ½¹µãÆ÷¼þÊÇSL2-12E-8F256C £¬£¬»ùÓÚÓÅ»¯µÄµÍ¹¦ºÄ55nm¹¤ÒÕ £¬£¬¿ÉÓÃÓÚÎÞÏß¡¢ÓÐÏß¡¢¹ã²¥¡¢¹¤ÒµÓû§ÒÔ¼°Í¨Ñ¶µÈÐÐÒµÖеĵͱ¾Ç®Ó¦ÓÃÁìÓò¡£¡£

¿ª·¢°å¾ßÓи»ºñµÄÓ²¼þ×ÊÔ´ºÍÍâΧ½Ó¿Ú £¬£¬³Ð¼Ì¾«Á·¡¢ÊÊÓᢿɿ¿µÄÉè¼ÆÔ­Ôò £¬£¬Ö¼ÔÚÖ¸µ¼¿í´ó¿Í»§¿ìËÙÊìϤ3200ÍþÄá˹vipµÄFPGA²úÆ· £¬£¬ÊÊÓÃÓÚÈí¼þÎÞÏߵ硢¹¤Òµ¿ØÖÆ¡¢¶àýÌåÓ¦ÓõÈÏîÄ¿¿ª·¢³õÆÚÑéÖ¤ £¬£¬Í¬Ê±Ò²¿ÉÓÃÓÚ½Ìѧ¼°Åàѵ¡£¡£


¿ª·¢°åÅäÌ××ÊÔ´
ÇëÊäÈëÎı¾ÄÚÈÝ
DG02001_SL2-12E FPGA¿ª·¢°åʹÓÃÊÖ²á_V1.0
2024-09-12
SL2-25E FPGA¿ª·¢°å
¿ª·¢°åʵÎïͼ
SL2-25E FPGA¿ª·¢°å
ÇëÊäÈëÎı¾ÄÚÈÝ

¿ª·¢°åµÄ½¹µãÆ÷¼þÊÇSL2-25E-8F256C £¬£¬»ùÓÚÓÅ»¯µÄµÍ¹¦ºÄ55nm¹¤ÒÕ £¬£¬¿ÉÓÃÓÚÎÞÏß¡¢ÓÐÏß¡¢¹ã²¥¡¢¹¤ÒµÓû§ÒÔ¼°Í¨Ñ¶µÈÐÐÒµÖеĵͱ¾Ç®Ó¦ÓÃÁìÓò¡£¡£

¿ª·¢°å¾ßÓи»ºñµÄÓ²¼þ×ÊÔ´ºÍÍâΧ½Ó¿Ú £¬£¬³Ð¼Ì¾«Á·¡¢ÊÊÓᢿɿ¿µÄÉè¼ÆÔ­Ôò £¬£¬Ö¼ÔÚÖ¸µ¼¿í´ó¿Í»§¿ìËÙÊìϤ3200ÍþÄá˹vipµÄFPGA²úÆ· £¬£¬ÊÊÓÃÓÚÈí¼þÎÞÏߵ硢¹¤Òµ¿ØÖÆ¡¢¶àýÌåÓ¦ÓõÈÏîÄ¿¿ª·¢³õÆÚÑéÖ¤ £¬£¬Í¬Ê±Ò²¿ÉÓÃÓÚ½Ìѧ¼°Åàѵ¡£¡£


¿ª·¢°åÅäÌ××ÊÔ´
ÇëÊäÈëÎı¾ÄÚÈÝ
DG02002_SL2-25E FPGA¿ª·¢°åʹÓÃÊÖ²á_V1.0
2024-08-30
SA5Z-30 FPGA¿ª·¢°å
¿ª·¢°åʵÎïͼ
SA5Z-30 FPGA¿ª·¢°å
ÇëÊäÈëÎı¾ÄÚÈÝ

ΪÁ˸üºÃµÄÆÀ¹À 28nm 30K Âß¼­¹æÄ£ FPGA оƬ £¬£¬Î÷°²3200ÍþÄá˹vipÉè¼ÆÁËÒ»¿î¿ÉÓÃÓÚÇ°ÆÚÆÀ¹ÀºÍÒÆÖ²ÑéÖ¤µÄ EVAL-SA5Z-30-D1-8U213C_V1.1 ¿ª·¢°å£¨ÒÔϼò³ÆΪ¡°¿ª·¢°å¡±£©¡£¡£¿£¿£¿£¿ª·¢°åµÄ½¹µãÆ÷¼þΪ SA5Z-30-D1-8U213C £¬£¬»ùÓڵ͹¦ºÄ 28nm CMOS Í­¹¤ÒÕ £¬£¬¿ÉÓÃÓÚ¹¤Òµ¿ØÖÆ¡¢ÊÓƵ½Ó¿Ú´¦Öóͷ£µÈÁìÓò¿Í»§µÄÇ°ÆÚÆÀ¹À¡£¡£ ¿ª·¢°å¾ßÓи»ºñµÄÓ²¼þ×ÊÔ´ºÍÍâΧ½Ó¿Ú £¬£¬³Ð¼Ì¾«Á·¡¢ÊÊÓᢿɿ¿µÄÉè¼ÆÔ­Ôò £¬£¬Ö¼ÔÚÖ¸µ¼¿í´ó¿Í»§¿ìËÙÊìϤ3200ÍþÄá˹vipµÄ 28nm ²úÆ· £¬£¬¹ØÓÚÓйú²ú»¯ÐèÇóµÄ¿Í»§ºÍÔÚУ´óѧÉú £¬£¬±¾¿ª·¢°åÊǺÜÊǺÏÊʵÄÑé֤ƽ̨¡£¡£

¿ª·¢°åÅäÌ××ÊÔ´
ÇëÊäÈëÎı¾ÄÚÈÝ
DG05101_SA5Z-30 FPGA¿ª·¢°åÓû§Ö¸ÄÏ_V1.3
2024-12-27
DG05102_SA5Z-30 FPGA¿ª·¢°åÓ²¼þ²Î¿¼Éè¼Æ_V1.0
2024-09-27
DG05103_SA5Z-30 FPGA¿ª·¢°åFPGA²Î¿¼Éè¼Æ_V1.0
2024-10-21
DG05103_SA5Z-30 FPGA¿ª·¢°åFPGA²Î¿¼Éè¼Æ_¸½¼þ_V1.0
2024-10-21
SA5Z-50 FPGA¿ª·¢°å
¿ª·¢°åʵÎïͼ
SA5Z-50 FPGA¿ª·¢°å
ÇëÊäÈëÎı¾ÄÚÈÝ

ΪÁ˸üºÃµÄÆÀ¹À¸ßÐÔÄÜ 28nm 50K Âß¼­¹æÄ£ FPGA оƬ £¬£¬Î÷°²3200ÍþÄá˹vipÉè¼ÆÁËÒ»¿î¿ÉÓÃÓÚÇ°ÆÚÆÀ¹ÀºÍÒÆÖ²ÑéÖ¤µÄ IST071_SA5Z-50-D0-7F484C_EVB_V3_1 ¿ª·¢°å£¨ÒÔϳơ°¿ª·¢°å¡±£©¡£¡£ ¿ª·¢°åµÄ½¹µãÆ÷¼þÊÇ SA5Z-50-D0-7F484C £¬£¬»ùÓڵ͹¦ºÄ 28nm CMOS Í­¹¤ÒÕ £¬£¬¿ÉÓÃÓÚ¹¤Òµ¿ØÖÆ¡¢ÊÓƵ½Ó¿Ú´¦Öóͷ£µÈÁìÓò¿Í»§µÄÇ°ÆÚÆÀ¹À¡£¡£ ¿ª·¢°å¾ßÓи»ºñµÄÓ²¼þ×ÊÔ´ºÍÍâΧ½Ó¿Ú £¬£¬³Ð¼Ì¾«Á·¡¢ÊÊÓᢿɿ¿µÄÉè¼ÆÔ­Ôò £¬£¬Ö¼ÔÚÖ¸µ¼¿í´ó¿Í»§¿ìËÙÊìϤ3200ÍþÄá˹vipµÄ 28nm ²úÆ· £¬£¬¹ØÓÚÓйú²ú»¯ÐèÇóµÄ¿Í»§ºÍÔÚУ´óѧÉú £¬£¬±¾¿ª·¢°åÊǺÜÊǺÏÊʵÄÑé֤ƽ̨¡£¡£

¿ª·¢°åÅäÌ××ÊÔ´
ÇëÊäÈëÎı¾ÄÚÈÝ
DG05201_SA5Z-50 FPGA¿ª·¢°åÓû§Ö¸ÄÏ_V1.1
2024-11-06
DG05202_SA5Z-50 FPGA¿ª·¢°åÓ²¼þ²Î¿¼Éè¼Æ_V1.0
2024-10-22
DG05203_SA5Z-50 FPGA¿ª·¢°åFPGA²Î¿¼Éè¼Æ_V1.0
2024-11-05
DG05203_SA5Z-50 FPGA¿ª·¢°åFPGA²Î¿¼Éè¼Æ_¸½¼þ_V1.0
2024-11-05
SA5T-100 FPGA¿ª·¢°æ
¿ª·¢°åʵÎïͼ
SA5T-100 FPGA¿ª·¢°æ
ÇëÊäÈëÎı¾ÄÚÈÝ

ΪÁ˸üºÃµÄÆÀ¹À¸ßÐÔÄÜ 28nm 100K Âß¼­¹æÄ£ FPGA оƬ £¬£¬Î÷°²3200ÍþÄá˹vipÉè¼ÆÁËÒ»¿î¿ÉÓà ÓÚÇ°ÆÚÆÀ¹ÀºÍÒÆÖ²ÑéÖ¤µÄ IST060_SA5T_100_D0_8F676C_EVB_V3 ¿ª·¢°å£¨ÒÔϳơ°¿ª·¢ °å¡±£©¡£¡£ ¿ª·¢°åµÄ½¹µãÆ÷¼þÊÇ SA5T_100_D0_8F676C £¬£¬»ùÓڵ͹¦ºÄ 28nm CMOS Í­¹¤ÒÕ £¬£¬¿ÉÓÃÓÚ ¹¤Òµ¿ØÖÆ¡¢ÊÓƵ½Ó¿Ú´¦Öóͷ£µÈÁìÓò¿Í»§µÄÇ°ÆÚÆÀ¹À¡£¡£ ¿ª·¢°å¾ßÓи»ºñµÄÓ²¼þ×ÊÔ´ºÍÍâΧ½Ó¿Ú £¬£¬³Ð¼Ì¾«Á·¡¢ÊÊÓᢿɿ¿µÄÉè¼ÆÔ­Ôò £¬£¬Ö¼ÔÚÖ¸µ¼ ¿í´ó¿Í»§¿ìËÙÊìϤ3200ÍþÄá˹vipµÄ 28nm ²úÆ· £¬£¬¹ØÓÚÓйú²ú»¯ÐèÇóµÄ¿Í»§ºÍÔÚУ´óѧÉú £¬£¬±¾¿ª·¢°å ÊǺÜÊǺÏÊʵÄÑé֤ƽ̨¡£¡£

¿ª·¢°åÅäÌ××ÊÔ´
ÇëÊäÈëÎı¾ÄÚÈÝ
DG05301_SA5T-100 FPGA¿ª·¢°åÓû§Ö¸ÄÏ_V1.0
2024-09-12
DG05302_SA5T-100 FPGA¿ª·¢°åÓ²¼þ²Î¿¼Éè¼Æ_V1.0
2024-10-25
IP&Demo²Î¿¼Éè¼Æ

3200ÍþÄá˹vipµÄÓ¦ÓÃIPºÍDemo²Î¿¼Éè¼ÆÁ¬ÏµÁË×ÔÉíÓ²¼þºÍÈí¼þµÄÓÅÊÆ £¬£¬ÎªÓû§Ìṩ¸ßЧ¿É¿¿µÄרÏî½â¾ö¼Æ»®¡£¡£ÏêÇé¼ûIPÁбíºÍÎĵµ¿â £¬£¬Ò»Á¬¸üÐÂÖÐ...

IP&Demo²Î¿¼Éè¼Æ
ÎÊÌâ
ÈÕÆÚ
°æ±¾
Ö§³ÖϵÁÐ
²Ù×÷
UG00002_CAN_Controller_IPÓû§Ö¸ÄÏ
2024-12-11
V1.3
UG00003_Cortex-M3_IPÓû§Ö¸ÄÏ
2024-08-26
V1.1
UG00004_STAR_IPÓû§Ö¸ÄÏ
2024-08-26
V1.1
UG00005_8b10b_Encoder_Decoder_IPÓû§Ö¸ÄÏ
2024-08-30
V1.0
UG00006_FFT IPÓû§Ö¸ÄÏ
2024-08-30
V1.0
UG00007_1D_FILTER IPÓû§Ö¸ÄÏ
2024-08-27
V1.1
UG00008_ÏßÐÔ·´ÏìÒÆλ¼Ä´æÆ÷_IPÓû§Ö¸ÄÏ
2024-08-26
V1.0
UG00009_³ý·¨Æ÷(DIVIDER)_IPÓû§Ö¸ÄÏ
2024-09-10
V1.0
UG00010_CORDIC_IPÓû§Ö¸ÄÏ
2024-08-30
V1.0
UG00011_PLL_IPÓû§Ö¸ÄÏ
2024-08-26
V1.0
UG00012_É«²Ê¿Õ¼äת»»_IPÓû§Ö¸ÄÏ
2024-08-30
V1.0
UG00013_UFM¿ØÖÆÆ÷_IPÓû§Ö¸ÄÏ
2024-08-26
V1.0
UG00014_FIFO_Generator_IPÓû§Ö¸ÄÏ
2024-08-30
V1.1
UG00015_FIFO_IPÓû§Ö¸ÄÏ
2024-10-30
V1.1
UG00016_ǶÈëʽ¿éRAM_IPÓû§Ö¸ÄÏ
2025-02-10
V1.1
UG00017_VIO_IPÓû§Ö¸ÄÏ
2024-08-26
V1.0
UG00018_ÂþÑÜʽRAM_IPÓû§Ö¸ÄÏ
2024-09-10
V1.0
UG00019_ÒÆλ¼Ä´æÆ÷_IPÓû§Ö¸ÄÏ
2024-09-10
V1.0
UG00021_SA5Z-30 FPGA DDR2¿ØÖÆÆ÷_IPÓû§Ö¸ÄÏ
2024-08-30
V1.0
UG00022_Seal 5000 FPGA DDR¿ØÖÆÆ÷_IPÓû§Ö¸ÄÏ
2024-09-30
V1.1
UG00023_DP_DEMOÓû§Ö¸ÄÏ
2024-06-28
V1.0
UG00024_EtherCAT´ÓÕ¾¿ØÖÆÆ÷£¨ESC£©_DEMOÓû§Ö¸ÄÏ
2024-07-23
V1.0
UG00025_ADC_IPÓû§Ö¸ÄÏ
2024-09-29
V1.1
UG00026_Device UID_IPÓû§Ö¸ÄÏ
2024-10-24
V1.0
UG00027_Ù¤ÂíУÕý_IPÓû§Ö¸ÄÏ
2024-08-30
V1.0
UG00028_DSP_IPÓû§Ö¸ÄÏ
2025-02-11
V1.1
UG00029_VLA_IPÓû§Ö¸ÄÏ
2024-08-26
V1.0
UG00030_Èí¹ýʧ¼ì²é(SED)_IPÓû§Ö¸ÄÏ
2024-09-14
V1.0
UG00031_EthMAC_IPÓû§Ö¸ÄÏ
2024-09-25
V1.0
UG00032_SerDes IPÓû§Ö¸ÄÏ
2024-12-17
V1.0
UG00033_FIR_IPÓû§Ö¸ÄÏ
2025-02-12
V1.2
UG00034_Tiny_SOC IPÓû§Ö¸ÄÏ
2025-02-12
V1.1
UG00035_JESD204B_IPÓû§Ö¸ÄÏ
2025-01-16
V1.0
UG00037_Floating_Point IPÓû§Ö¸ÄÏ
2025-02-05
V1.1
UG00038_CAN_FD IPÓû§Ö¸ÄÏ
2025-02-05
V1.1
UG00039_XSTC_8B10B_IPÓû§Ö¸ÄÏ
2024-12-17
V1.0
UG00042_LPC_Controller_IPÓû§Ö¸ÄÏ
2025-02-06
V1.0
UG00044_Bus_CDC_Adapter_IPÓû§Ö¸ÄÏ
2024-11-15
V1.0
UG00045_DSP_Calculator_IPÓû§Ö¸ÄÏ
2024-11-25
V1.0
UG00046_UFM¿ØÖÆÆ÷_IPÓû§Ö¸ÄÏ
2025-02-11
V1.0
UG00047_DDR_GENERIC_IPÓû§Ö¸ÄÏ
2024-11-13
V1.0
UG00048_GDDR_7_1_IPÓû§Ö¸ÄÏ
2024-11-13
V1.0
²úÆ·½â˵
  • Èí¼þ
  • оƬ
  • Ó¦ÓÃ

ÊÓƵ½â˵

HqÌí¼ÓÎļþµ½¹¤³ÌµÄ¼¸ÖÖÒªÁìÏÈÈÝ
µã»÷ԢĿ >>
2024-09-10
Hq¶Ôºê½ç˵µÄÖ§³Ö
µã»÷ԢĿ >>
2024-09-11
HqÏÂÔØÆ÷µÄÇý¶¯×°ÖúÍʹÓÃ
µã»÷ԢĿ >>
2024-10-23
Hq¶¥²ãÒý½Åµ¼³öCSVÓëCSVµ¼ÈëUPC²Ù×÷ÒªÁì
µã»÷ԢĿ >>
2024-12-23
½â¾öɱ¶¾Èí¼þ(360)ÎóɱHq¹¤¾ßµÄ½¨Òé
µã»÷ԢĿ >>
2025-01-03
Hq¹¤¾ß¼ÓÃܵÄipÌìÉúÍø±í²¢±»Èý·½×ۺϹ¤¾ßŲÓÃ
µã»÷ԢĿ >>
2025-02-05

Îĵµ½â˵

SW001_Ìí¼Ó3200ÍþÄá˹vipÆ÷¼þµ½ModelSim·ÂÕæ¿â
2024-11-18
SW002_HqÌìÉú¿ÉŲÓõÄÍø±íÎļþ˵Ã÷
2024-11-01
SW003_Hq BallmapʹÓÃ˵Ã÷
2024-11-01

ÊÓƵ½â˵

ÔÝÎÞÊý¾Ý

Îĵµ½â˵

ÔÝÎÞÊý¾Ý

ÊÓƵ½â˵

ÔÝÎÞÊý¾Ý

Îĵµ½â˵

AN001_SA5Z-30 CM3 SoC¿ª·¢¿ìËÙÈëÃÅ
2024-11-15
ÏàÖúͬ°é
ÏÃÃÅ
ÊÀÇ¿
о·ºã
ÎÊÌâ·´Ïì
ÐÕÃû£º
ÊÖ»ú£º
ÓÊÏ䣺
¹«Ë¾Ãû³Æ
ְλ
·´ÏìÄÚÈÝ£º